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Abstract—A systematic design method is applied to study and
analyze the loop stability and phase noise of a type-II 3rd-order
charge pump PLL. The designed PLL outputs at 12.5 GHz, which
is intended to provide a clock for a silicon photonic transmitter
prototype. The charge pump current and loop filter resistor are
made tunable to cover process and temperature variations. The
PLL is designed in a 130 nm SiGe BiCMOS process. The rms
jitter of the studied PLL output is about 5 ps with a 97.7 MHz
reference clock with 4.9 ps rms jitter from a 0.05 to 12.5 GHz
signal generator. The total power consumption of the PLL is less
than 175 mW from a 2.5 V power supply.
Index Terms—BiCMOS, Charge pump, Jitter, PLL, SiGe,
Silicon photonics.
I. INTRODUCTION
H IGH quality clocking is essential for any signal pro-cessing systems [1], maneuvering data in either par-
allel or serial. Today, higher-speed data transfer is desired
due to the ever-increasing appetites for bandwidth-hungry
applications, like video on-demand, online gaming, cloud
computing, etc. High frequency and high precision clocking
is indispensable for data generation and synchronization in
any transceiver. Silicon photonic interconnects are promising
candidates for replacing electrical interconnects used in data
centers in the coming future due to their higher-speed and
energy efficiency [2][3][4]. This PLL is designed to provide
a high speed clock for the > 10 Gb/s pseudo-random binary
sequence (PRBS) generator which can provide multichannel
uncorrelated pseudo-random sequence for the non-return to
zero (NRZ) and the 4-level pulse amplitude modulation (PAM-
4) silicon photonic transmitters [4].
As semiconductor technology advances, the channel length
of the devices shrink for higher speed and density. On the other
hand, the gate leakage of the MOS capacitors in the loop filter
is increasing, this will cause system instability with an analog
PLL. Low voltage charge pump design also poses challenges
in the < 100 nm technologies due to strong device mismatches
and the stringent voltage headroom requirement. Digital PLLs
adopting a digital loop filter, which can eliminate the use of
bulky MOS capacitors and solve the leakage problem, are a hot
topic and will replace analog PLLs in the < 100 nm processes
[5]. However, in this 130 nm SiGe BiCMOS process, thick
gate oxide MOS devices and a 2.5 V power supply are used,
so that the above mentioned issues in the analog PLL design
won’t be a problem.
This paper presents a systematic design approach for loop
filter parameters, based on the study of the PLL system’s loop
stability. This is instead of directly using the loop filter design
tools [6] as a black box without understanding. Section II
explains the linear model which is used to analyze the loop
stability along with LC VCO design. Section III presents the
individual noise sources in each block and their PLL output
noise transfer functions. Section IV concludes the paper.
II. PLL ARCHITECTURE AND STABILITY
The proposed type-II 3rd-order PLL architecture is shown
in Fig. 1. Design of phase frequency detector (PFD), charge
pump and dividers are not discussed in the paper. The corre-
sponding PLL model is illustrated in Fig. 2. Individual noise
sources are added in Fig. 2 for later noise analysis.
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Fig. 1. Schematic of the proposed type-II 3rd-order PLL architecture.
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Fig. 2. PLL model with possible noise sources.
A. Loop Stability Analysis
Instead of using the traditional control analysis method of
checking the natural frequency and damping ratio of a closed-
loop system [7], open-loop analysis is used. According to Fig.
2, the loop transfer function of the PLL is in (1).
L(s) =
ICP
2pi
[(
R1 +
1
sC1
)
‖ 1
sC2
]
2piKV CO
s
1
N
=
ICPKV CO
(C1 + C2)N
1 + sωZ
s2(1 + sωP )
(1)
Where ωZ = 1/(R1C1) and ωP = (C1 + C2)/(R1C1C2).
The unit of KV CO is Hz/V. Let b = C1/C2, then ωP =
(1 + b)ωZ . In the 3rd-order system, two poles are located
at the origin, so that a zero should be placed before the unity
loop bandwidth (ωu,loop), thus we have ωZ < ωu,loop < ωP <
ωref , where ωref is the reference clock in radians per second.
By letting c = ωu,loop/ωZ and using the trigonometric identity
tan−1A− tan−1B = tan−1( A−B1+AB ), the phase margin (ϕ) is
shown in (2).
ϕ = tan−1(
ωu,loop
ωZ
)− tan−1(ωu,loop
ωP
) = tan−1(
bc
1 + b+ c2
)
(2)
It’s better to choose a phase margin of 65◦ when considering
that the divider delay is not included in (1) which will
introduce extra phase delay in the loop. Unity loop bandwidth
over zero (defined as c) versus the capacitor ratio in the loop
filter (defined as b) is plotted in Fig. 3 when ϕ = 65◦. It can
be observed that C1 has to be more than 18 times larger than
C2 to achieve 65◦ phase margin. Typically, c is set in the range
of 6 to 10 [6]. The larger the c value, the better the reference
feed-through suppression will be.
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Fig. 3. Plot of unity loop bandwidth over zero versus capacitor ratio in the
loop filter for ϕ = 65◦.
Next, let’s define ωref = aωu,loop. Usually a is set between
10 to 20 [7] for the following two reasons: In order to
be able to approximate the VCO control voltage (VC) as
continuous time and linearize the PLL model; and to filter
out periodic reference disturbance due to reference clock feed-
through. However, there is a chance that C2 will be very small
(comparable to the parasitic capacitance) if the reference clock
is high, and the noise performance is also sensitive to the
loop bandwidth. As a rule of thumb, it’s better to set fu,loop
less than 1 MHz from a noise perspective. In this design
fu,loop=500 kHz is chosen with a 97.77 MHz reference signal,
so that a=195.54.
C2 can be solved by substituting ωu,loop into the loop
magnitude function as in (3). Once C2 is known, C1 and R1
can be easily derived from the b coefficient and ωZ .
C2 =
ICPKV CO
N
a2
√
1 + c2
ω2ref
√
(1 + b)2 + c2
(3)
Thus far, ICP and KV CO seem to be the most important
design variables to set the loop filter parameters. As long as
ICPKV CO is kept as a constant, C2 will be fixed. Resistors
and capacitors are characterized at the extreme and nominal
corner conditions. It shows that the variations of the resistor,
MOS capacitor and MIM capacitor can be as much as 37%,
6.3% and 34%, respectively. MIM capacitors are preferred for
use in the LC VCO for its better quality factor and voltage
independency. MOS capacitors are better for the loop filter.
The resistor should be digitally programmable to cover the
large process and temperature variations. However, before
calculating the exact value of the loop filter parameters we
need to know the value of KV CO from the VCO design and
simulation.
B. LC VCO Design
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Fig. 4. Schematic of the VCO. Big R and C are added to filter out the noise
introduced from the current source and bandgap reference.
The LC VCO topology is chosen for the advantages of high
resonance frequency and less noise. It is also suited for the
narrow tuning range application which is the case here. The
schematic is shown in Fig. 4. Resonance frequency as shown
in (4) depends on the inductance and total capacitance. Usually
L should be kept small to leave more design freedom for C
and for smaller KV CO shown in (5). Cvar should be larger
than or comparable to CL. However, all these passive devices
are not ideal in practice, they have series resistance which
needs to be canceled by the negative resistance introduced by
the cross-coupled pairs.
ω0 =
1√
L
2 (Cvar +
∑2
n=0 Ct[n]2
nC0 + CL)
(4)
MOS varactors (Cvar) which are made by N+ polysilicon
gate over n-well using 5.2 nm gate oxide, have a tuning voltage
and capacitance range of -0.5 V to 1 V and 2.8:1, respectively.
The area capacitance is about 6 fF/µm2 at 1.25 V. Low
KV CO is desirable to reduce the VCO phase noise due to
the spur.
KV CO = (2piω0)
′
= −pi2f3LdCvar
dVC
(Hz/V ) (5)
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Fig. 5. Layout extracted simulation results of VCO characteristics.
The layout extracted VCO characteristics with two extreme
corners and one nominal corner are plotted in Fig. 5. With
the known range of the KV CO, charge pump current can be
designed digitally programmable to compensate the KV CO
variation. A PMOS current mirror with a large resistor and
MOS capacitor can achieve better phase noise compared to
the NMOS or npn BJT counterpart. Noise analysis will be
detailed in the following section.
III. PLL PHASE NOISE ANALYSIS
Every block in the PLL will add noise to the system. Other
than that, the external reference clock and supply voltage also
Table I
NOISE TRANSFER FUNCTIONS FROM PLL O/P TO EACH NOISE SOURCES.
NTF|
nO/P
ns Ref+Div PFD+CP (A
−1) LF VCO
PLL O/P NL(s)
1+L(s)
2piNL(s)
ICP (1+L(s))
2piKV CO
s(1+L(s))
1
1+L(s)
contribute significant noise. In order to find the dominant noise
source of the PLL at different noise bands, noise transfer
functions of the PLL output with respect to the individual
noise sources are studied in a closed-loop form. Finally, the
PLL output phase noise contributed by individual phase noise
after being filtered by its corresponding noise transfer function
is determined. Phase noise due to the device thermal noise and
flicker noise in each block is estimated with periodic steady
state (pss) analysis and periodic noise (pnoise) analysis in
Spectre simulation, from which, the raw noise data is collected
and post processed in the Matlab for analysis.
A. Noise Sources and Noise Transfer Function
Noise transfer functions from PLL output (O/P) to each
noise sources as shown in Fig. 2 are listed in Tab. I. The
corresponding amplitude frequency response in dB scale is
plotted in Fig. 6.
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Fig. 6. Plots of PLL noise transfer function for each noise source.
The required reference clock frequency for this design is
97.77 MHz, which will be provided by an Anritsu MP1763C
pulse pattern generator (PPG) as the mechanical crystal oscil-
lator does not meet the frequency range. Since the quality of
the reference clock is critical to the in-band phase noise of the
PLL output, the clock maximum rms jitter is measured to be
4.8 ps as shown in Fig. 7.
B. Phase noise and rms Jitter
Reference clock phase noise is also measured with an
Agilent E4411B spectrum analyzer. Phase noise for other
blocks are obtained from Spectre simulation. Phase noise of
each noise source is plotted on the top of Fig. 8 with an offset
Fig. 7. Measured rms jitter of a 97.77 MHz clock generated from Anritsu
PPG with Agilent DSO90254A oscilloscope (signal BW=2.5 GHz, sampling
rate=20GSa/s).
frequency range from 1 kHz to 10 MHz. The PLL output total
phase noise and phase noise sources introduced by each block
seen at the PLL output are plotted at the bottom of Fig. 8.
It can be observed that the reference phase noise seen at the
output dominates the total output phase noise at lower offset
frequency range, and the VCO output phase noise became
dominate from 3 MHz out onwards.
(6) is used to calculate the rms jitter (variance) of the phase
noise PSD in the time domain [8].
σrms =
1
2pifV CO
√∫ fstop
fstart
S(f)df (6)
The calculated rms jitter of the reference clock and the VCO
from their phase noise profile from 1 kHz to 10 MHz offset
frequency range is 4.99 ps and 120.13 ps, respectively. The
rms jitter of the PLL output phase noise profile is 5.01 ps.
This manifests that most of the VCO noise is filtered out, but
the reference clock still contributes significantly.
IV. CONCLUSION
This paper presents a complete loop stability analysis and
noise analysis method for a 12.5 GHz charge pump PLL. The
design and analysis method is applicable to other PLL designs.
The PLL output noise is mostly contributed by the noise
introduced from external reference clock and VCO, such that
a carefully chosen reference clock and the design a low phase
noise VCO becomes important for overall PLL performance.
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